

Floating Point Routines for the 6502

by Roy Rankin, Department of Mechanical Engineering,
Stanford University, Stanford, CA 94305
(415) 497-1822

and

Steve Wozniak, Apple Computer Company
770 Welch Road, Suite 154
Palo Alto, CA 94304
(415) 326-4248

Editor's Note: Although these routines are for the 6502, it would appear that one could generate equivalent routines for most of the "traditional" microprocessors, relatively easily, by following the flow of the algorithms given in the excellent comments included in the program listing. This is particularly true of the transcendental functions which were directly modeled after well-known and proven algorithms, and for which, the comments are relatively machine-independent.

These floating point routines allow 6502 users to perform most of the more popular and desired floating point and transcendental functions, namely:

- Natural Log - LOG
- Common Log - LOG10
- Exponential - EXP
- Floating Add - FADD
- Floating Subtract - FSUB
- Floating Multiply - FMUL
- Floating Divide - FDIV
- Convert Floating to Fixed - FIX
- Convert Fixed to Floating - FLOAT

They presume a four-byte floating point operand consisting of a one-byte exponent ranging from -218 through +127, and a 24-bit two's complement mantissa between 1.0 and 2.0.


The floating point routines were done by Steve Wozniak, one of the principals in Apple Computer Company. The transcendental functions were patterned after those offered by Hewlett-Packard for their HP2100 minicomputer (with some modifications), and were done by Roy Rankin, a Ph.D. student at Stanford University.

There are three error traps; two for overflow, and one for prohibited logarithm argument. ERROR (1D06) is the error exit used in event of a non-positive log argument. OVFLW (1E3B) is the error exit for overflow occurring during calculation of e to some power. OVFL (1FE4) is the error exit for overflow in all of the floating point routines. There is no trap for underflow; in such cases, the result is set to 0.0.

All routines are called and exited in a uniform manner: The argument(s) are placed in the specified floating point storage locations (for specifics, see documentation preceding each routine in the listing), then a JSR is used to enter the desired routine. Upon normal completion, the called routine is exited via a subroutine return instruction (RTS).

Note: The preceding documentation was written by the Editor, based on phone conversations with Roy and studying the listing. There is a high probability that it is correct. However, since it was not written nor reviewed by the authors of these routines, the preceding documentation may contain errors in concept or in detail.

- JCW, Jr.



```

* JULY 5, 1976
* BASIC FLOATING POINT ROUTINES
* FOR 6502 MICROPROCESSOR
* BY R. RANKIN AND S. WOZNIAK
*
* CONSISTING OF:
* NATURAL LOG
* COMMON LOG
* EXPONENTIAL (E**X)
* FLOAT   FIX
* FADD    FSUB
* FMUL    FDIV
*
* FLOATING POINT REPRESENTATION (4-BYTES)
* EXPONENT BYTE 1
* MANTISSA BYTES 2-4
*
* MANTISSA: TWO'S COMPLEMENT REPRESENTATION WITH SIGN IN
* MSB OF HIGH-ORDER BYTE. MANTISSA IS NORMALIZED WITH AN
* ASSUMED DECIMAL POINT BETWEEN BITS 5 AND 6 OF THE HIGH-ORDER
* BYTE. THUS THE MANTISSA IS IN THE RANGE 1. TO 2. EXCEPT
* WHEN THE NUMBER IS LESS THAN 2**(-128).
*
* EXPONENT: THE EXPONENT REPRESENTS POWERS OF TWO. THE
* REPRESENTATION IS 2'S COMPLEMENT EXCEPT THAT THE SIGN
* BIT (BIT 7) IS COMPLEMENTED. THIS ALLOWS DIRECT COMPARISON
* OF EXPONENTS FOR SIZE SINCE THEY ARE STORED IN INCREASING
* NUMERICAL SEQUENCE RANGING FROM #00 (-128) TO #FF (+127)
* (#FF NUMBER IS HEXADECIMAL).
*
* REPRESENTATION OF DECIMAL NUMBERS: THE PRESENT FLOATING
* POINT REPRESENTATION ALLOWS DECIMAL NUMBERS IN THE APPROXIMATE
* RANGE OF 10**(-38) THROUGH 10**(+38) WITH 6 TO 7 SIGNIFICANT
* DIGITS.
*
0003      EA      SIGN    ORG 3      SET BASE PAGE ADDRESSES
0003      EA      X2      NOP
0004      EA      X2      NOP
0005      00 00 00  M2      ESS 3      EXPONENT 2
0006      EA      X1      NOP      MANTISSA 2
0007      00 00 00  M1      ESS 3      EXPONENT 1
0008      E       ESS 4      MANTISSA 1
0009      E       ESS 4      SCRATCH
0010      E       ESS 4
0011      T       ESS 4

```

```

0018      SEXP    BSS 4
001C 00      INT    BSS 1
*.
1D60      ORG $1000      STARTING LOCATION FOR LOG
*.
* NATURAL LOG OF MANT/EXP1 WITH RESULT IN MANT/EXP1
*.
1D68 A5 09      LOG    LDA M1
1D62 F8 02      BEQ ERROR
1D64 10 01      BPL CONT  IF ARG>0 OK
1D66 00      ERROR BRK   ERROR ARG<0
*.
1D67 20 1C 1F      CONT JSR SWAP MOVE ARG TO EXP/MANT2
1D6A A5 04      LDA X2 HOLD EXPONENT
1D6C A8 08      LDY *$00
1D6E B4 04      STY X2 SET EXPONENT 2 TO 0 ($00)
1D6F 49 00      EOR *$00 COMPLEMENT SIGN BIT OF ORIGINAL EXPONENT
1D12 B5 00      STA M1+1 SET EXPONENT INTO MANTISSA 1 FOR FLOAT
1D14 A9 00      LDA *B
1D16 B5 09      STA M1 CLEAR MSB OF MANTISSA 1
1D18 20 2C 1F      JSR FLOAT CONVERT TO FLOATING POINT
1D1B A2 03      LDX *3 4 BYTE TRANSFERS
1D1D B5 04      SEXPI LDA X2.X
1D1F 95 10      STA Z.X COPY MANTISSA TO Z
1D21 B5 00      LDA X1.X
1D23 95 10      STA SEXP.X SAVE EXPONENT IN SEXP
1D25 BD D1 1D      LDA R2.X LOAD EXP/MANT1 WITH SORT(2)
1D28 95 00      STA X1.X
1D2A CA      DEX
1D2B 10 F8      BPL SEXPI
1D2D 20 4A IF      JSR FSUB Z-SORT(2)
1D30 A2 03      LDX *3 4 BYTE TRANSFER
1D32 B5 00      SAVET LDA X1.X SAVE EXP/MANT1 AS T
1D34 95 14      STA T.X
1D36 B5 10      LDA Z.X LOAD EXP/MANT1 WITH Z
1D38 95 00      STA X1.X
1D3A BD D1 1D      LDA R2.X LOAD EXP/MANT2 WITH SORT(2)
1D3D 95 04      STA X2.X
1D3F CA      DEX
1D40 10 F8      BPL SAVET
1D42 20 58 1F      JSR FADD Z+SORT(2)
1D45 A2 03      LDX *3 4 BYTE TRANSFER
1D47 B5 14      TM2 LDA T.X
1D49 95 04      STA X2.X LOAD T INTO EXP/MANT2
1D4B CA      DEX
1D4C 10 F9      BPL TM2
1D4E 20 90 IF      JSR FDIV T=(Z-SORT(2))/(Z+SORT(2))
1D51 A2 03      LDX *3 4 BYTE TRANSFER
1D53 B5 00      MIT LDA X1.X
1D55 95 14      STA T.X COPY EXP/MANT1 TO T AND
1D57 95 04      STA X2.X LOAD EXP/MANT2 WITH T
1D59 CA      DEX
1D5A 10 F7      BPL MIT
1D5C 20 77 IF      JSR FMUL T*T
1D5F 20 1C IF      JSR SLIP MOVE T*T TO EXP/MANT2
1D62 A2 03      LDX *3 4 BYTE TRANSFER
1D64 BD E1 1D      MIC LDA C.X
1D67 95 00      STA X1.X LOAD EXP/MANT1 WITH C
1D69 CA      DEX
1D70 10 F8      BPL MIC
1D72 20 44 IF      JSR FSUB T*T-C
1D76 A2 03      LDX *3 4 BYTE TRANSFER
1D71 BD DD 1D      M2MB LDA MB.X
1D74 95 84      STA X2.X LOAD EXP/MANT2 WITH MB
1D76 CA      DEX
1D77 10 F8      BPL M2MB
1D79 20 90 IF      JSR FDIV MB/(T*T-C)
1D7C A2 03      LDX *3 4 BYTE TRANSFER
1D7E BD D9 1D      M2A1 LDA A1.X
1D81 95 04      STA X2.X LOAD EXP/MANT2 WTH A1
1D83 CA      DEX
1D84 10 F8      BPL M2A1
1D86 20 50 IF      JSR FADD MB/(T*T-C)+A1
1D89 A2 03      LDX *3 4 BYTE TRANSFER
1D8B B5 14      M2T LDA T.X
1D8D 95 04      STA X2.X LOAD EXP/MANT2 WITH T
1D8F CA      DEX
1D90 10 F9      BPL M2T
1D92 20 77 IF      JSR FMUL (MB/(T*T-C)+A1)*T
1D95 A2 03      LDX *3 4 BYTE TRANSFER
1D97 BD E5 1D      M2MHL LDA MHFL.X
1D99 95 04      STA X2.X LOAD EXP/MANT2 WITH MHFL (.5)
1D9C CA      DEX
1D9D 10 F8      BPL M2MHL
1D9F 20 50 IF      JSR FADD +.5
1D92 A2 03      LDX *3 4 BYTE TRANSFER
1D94 B5 10      LDEXP LDA SEXP.X
1D96 95 04      STA X2.X LOAD EXP/MANT2 WITH ORIGINAL EXPONENT
1D98 CA      DEX
1D99 10 F9      BPL LDEXP
1DAB 20 50 IF      JSR FADD +EXPN
1DAE A2 03      LDX *3 4 BYTE TRANSFER
1DB0 BD D5 1D      MLE2 LDA LE2.X
1DB3 95 04      STA X2.X LOAD EXP/MANT2 WITH LN(2)
1DB5 CA      DEX
1DB6 10 F8      BPL MLE2
1DB8 20 77 IF      JSR FMUL *LN(2)
1DBB 60      RTS   RETURN RESULT IN MANT/EXP1
*.
* COMMON LOG OF MANT/EXP1 RESULT IN MANT/EXP1
*.
1DBC 20 00 1D      LOG1B JSR LOG COMPUTE NATURAL LOG
1DBF A2 03      LDX *3
*.
1D01 BD CD ID      L18 LDA LH18.X
1D04 95 04      STA X2.X LOAD EXP/MANT2 WITH 1/LN(10)
1D06 CA      DEX
1D07 10 F8      BPL L18 JSR FMUL LOG1B(X)*LN(X)/LN(10)
1D09 20 77 IF      RTS
1D0C 60      *
1D0D 7E 6F      LN18 DCM 0.4342945
1D20 2D ED      R22 DCM 1.4142136 SQRT(2)
1D22 80 5A      R22 DCM 1.4142136 SQRT(2)
1D24 82 7A      LE2 DCM 0.6931471B LOG BASE E OF 2
1D25 7F 58      LN9 DCM 1.2920074
1D27 80 52      A1 DCM 1.2920074
1D29 80 49      B8 DCM -2.6398577
1D31 80 66      C DCM 1.6567626
1D33 7F 48      MHLF DCM 0.5
1D35 80 00      *
1D38 80 00      *
1D39 80 00      *
1D40 80 00      *
1D41 80 00      *
1D42 80 00      *
1D43 80 00      *
1D44 80 00      *
1D45 80 00      *
1D46 80 00      *
1D47 80 00      *
1D48 80 00      *
1D49 80 00      *
1D50 80 00      *
1D51 80 00      *
1D52 80 00      *
1D53 80 00      *
1D54 80 00      *
1D55 80 00      *
1D56 80 00      *
1D57 80 00      *
1D58 80 00      *
1D59 80 00      *
1D60 80 00      *
1D61 80 00      *
1D62 80 00      *
1D63 80 00      *
1D64 80 00      *
1D65 80 00      *
1D66 80 00      *
1D67 80 00      *
1D68 80 00      *
1D69 80 00      *
1D70 80 00      *
1D71 80 00      *
1D72 80 00      *
1D73 80 00      *
1D74 80 00      *
1D75 80 00      *
1D76 80 00      *
1D77 80 00      *
1D78 80 00      *
1D79 80 00      *
1D80 80 00      *
1D81 80 00      *
1D82 80 00      *
1D83 80 00      *
1D84 80 00      *
1D85 80 00      *
1D86 80 00      *
1D87 80 00      *
1D88 80 00      *
1D89 80 00      *
1D90 80 00      *
1D91 80 00      *
1D92 80 00      *
1D93 80 00      *
1D94 80 00      *
1D95 80 00      *
1D96 80 00      *
1D97 80 00      *
1D98 80 00      *
1D99 80 00      *
1D00 80 00      *
1D01 80 00      *
1D02 80 00      *
1D03 80 00      *
1D04 80 00      *
1D05 80 00      *
1D06 80 00      *
1D07 80 00      *
1D08 80 00      *
1D09 80 00      *
1D0A 80 00      *
1D0B 80 00      *
1D0C 80 00      *
1D0D 80 00      *
1D0E 80 00      *
1D0F 80 00      *
1D10 80 00      *
1D11 80 00      *
1D12 80 00      *
1D13 80 00      *
1D14 80 00      *
1D15 80 00      *
1D16 80 00      *
1D17 80 00      *
1D18 80 00      *
1D19 80 00      *
1D1A 80 00      *
1D1B 80 00      *
1D1C 80 00      *
1D1D 80 00      *
1D1E 80 00      *
1D1F 80 00      *
1D20 80 00      *
1D21 80 00      *
1D22 80 00      *
1D23 80 00      *
1D24 80 00      *
1D25 80 00      *
1D26 80 00      *
1D27 80 00      *
1D28 80 00      *
1D29 80 00      *
1D2A 80 00      *
1D2B 80 00      *
1D2C 80 00      *
1D2D 80 00      *
1D2E 80 00      *
1D2F 80 00      *
1D30 80 00      *
1D31 80 00      *
1D32 80 00      *
1D33 80 00      *
1D34 80 00      *
1D35 80 00      *
1D36 80 00      *
1D37 80 00      *
1D38 80 00      *
1D39 80 00      *
1D3A 80 00      *
1D3B 80 00      *
1D3C 80 00      *
1D3D 80 00      *
1D3E 80 00      *
1D3F 80 00      *
1D40 80 00      *
1D41 80 00      *
1D42 80 00      *
1D43 80 00      *
1D44 80 00      *
1D45 80 00      *
1D46 80 00      *
1D47 80 00      *
1D48 80 00      *
1D49 80 00      *
1D4A 80 00      *
1D4B 80 00      *
1D4C 80 00      *
1D4D 80 00      *
1D4E 80 00      *
1D4F 80 00      *
1D50 80 00      *
1D51 80 00      *
1D52 80 00      *
1D53 80 00      *
1D54 80 00      *
1D55 80 00      *
1D56 80 00      *
1D57 80 00      *
1D58 80 00      *
1D59 80 00      *
1D5A 80 00      *
1D5B 80 00      *
1D5C 80 00      *
1D5D 80 00      *
1D5E 80 00      *
1D5F 80 00      *
1D60 80 00      *
1D61 80 00      *
1D62 80 00      *
1D63 80 00      *
1D64 80 00      *
1D65 80 00      *
1D66 80 00      *
1D67 80 00      *
1D68 80 00      *
1D69 80 00      *
1D6A 80 00      *
1D6B 80 00      *
1D6C 80 00      *
1D6D 80 00      *
1D6E 80 00      *
1D6F 80 00      *
1D70 80 00      *
1D71 80 00      *
1D72 80 00      *
1D73 80 00      *
1D74 80 00      *
1D75 80 00      *
1D76 80 00      *
1D77 80 00      *
1D78 80 00      *
1D79 80 00      *
1D7A 80 00      *
1D7B 80 00      *
1D7C 80 00      *
1D7D 80 00      *
1D7E 80 00      *
1D7F 80 00      *
1D80 80 00      *
1D81 80 00      *
1D82 80 00      *
1D83 80 00      *
1D84 80 00      *
1D85 80 00      *
1D86 80 00      *
1D87 80 00      *
1D88 80 00      *
1D89 80 00      *
1D8A 80 00      *
1D8B 80 00      *
1D8C 80 00      *
1D8D 80 00      *
1D8E 80 00      *
1D8F 80 00      *
1D90 80 00      *
1D91 80 00      *
1D92 80 00      *
1D93 80 00      *
1D94 80 00      *
1D95 80 00      *
1D96 80 00      *
1D97 80 00      *
1D98 80 00      *
1D99 80 00      *
1D00 80 00      *
1D01 80 00      *
1D02 80 00      *
1D03 80 00      *
1D04 80 00      *
1D05 80 00      *
1D06 80 00      *
1D07 80 00      *
1D08 80 00      *
1D09 80 00      *
1D0A 80 00      *
1D0B 80 00      *
1D0C 80 00      *
1D0D 80 00      *
1D0E 80 00      *
1D0F 80 00      *
1D10 80 00      *
1D11 80 00      *
1D12 80 00      *
1D13 80 00      *
1D14 80 00      *
1D15 80 00      *
1D16 80 00      *
1D17 80 00      *
1D18 80 00      *
1D19 80 00      *
1D1A 80 00      *
1D1B 80 00      *
1D1C 80 00      *
1D1D 80 00      *
1D1E 80 00      *
1D1F 80 00      *
1D20 80 00      *
1D21 80 00      *
1D22 80 00      *
1D23 80 00      *
1D24 80 00      *
1D25 80 00      *
1D26 80 00      *
1D27 80 00      *
1D28 80 00      *
1D29 80 00      *
1D2A 80 00      *
1D2B 80 00      *
1D2C 80 00      *
1D2D 80 00      *
1D2E 80 00      *
1D2F 80 00      *
1D30 80 00      *
1D31 80 00      *
1D32 80 00      *
1D33 80 00      *
1D34 80 00      *
1D35 80 00      *
1D36 80 00      *
1D37 80 00      *
1D38 80 00      *
1D39 80 00      *
1D3A 80 00      *
1D3B 80 00      *
1D3C 80 00      *
1D3D 80 00      *
1D3E 80 00      *
1D3F 80 00      *
1D40 80 00      *
1D41 80 00      *
1D42 80 00      *
1D43 80 00      *
1D44 80 00      *
1D45 80 00      *
1D46 80 00      *
1D47 80 00      *
1D48 80 00      *
1D49 80 00      *
1D4A 80 00      *
1D4B 80 00      *
1D4C 80 00      *
1D4D 80 00      *
1D4E 80 00      *
1D4F 80 00      *
1D50 80 00      *
1D51 80 00      *
1D52 80 00      *
1D53 80 00      *
1D54 80 00      *
1D55 80 00      *
1D56 80 00      *
1D57 80 00      *
1D58 80 00      *
1D59 80 00      *
1D5A 80 00      *
1D5B 80 00      *
1D5C 80 00      *
1D5D 80 00      *
1D5E 80 00      *
1D5F 80 00      *
1D60 80 00      *
1D61 80 00      *
1D62 80 00      *
1D63 80 00      *
1D64 80 00      *
1D65 80 00      *
1D66 80 00      *
1D67 80 00      *
1D68 80 00      *
1D69 80 00      *
1D6A 80 00      *
1D6B 80 00      *
1D6C 80 00      *
1D6D 80 00      *
1D6E 80 00      *
1D6F 80 00      *
1D70 80 00      *
1D71 80 00      *
1D72 80 00      *
1D73 80 00      *
1D74 80 00      *
1D75 80 00      *
1D76 80 00      *
1D77 80 00      *
1D78 80 00      *
1D79 80 00      *
1D7A 80 00      *
1D7B 80 00      *
1D7C 80 00      *
1D7D 80 00      *
1D7E 80 00      *
1D7F 80 00      *
1D80 80 00      *
1D81 80 00      *
1D82 80 00      *
1D83 80 00      *
1D84 80 00      *
1D85 80 00      *
1D86 80 00      *
1D87 80 00      *
1D88 80 00      *
1D89 80 00      *
1D8A 80 00      *
1D8B 80 00      *
1D8C 80 00      *
1D8D 80 00      *
1D8E 80 00      *
1D8F 80 00      *
1D90 80 00      *
1D91 80 00      *
1D92 80 00      *
1D93 80 00      *
1D94 80 00      *
1D95 80 00      *
1D96 80 00      *
1D97 80 00      *
1D98 80 00      *
1D99 80 00      *
1D00 80 00      *
1D01 80 00      *
1D02 80 00      *
1D03 80 00      *
1D04 80 00      *
1D05 80 00      *
1D06 80 00      *
1D07 80 00      *
1D08 80 00      *
1D09 80 00      *
1D0A 80 00      *
1D0B 80 00      *
1D0C 80 00      *
1D0D 80 00      *
1D0E 80 00      *
1D0F 80 00      *
1D10 80 00      *
1D11 80 00      *
1D12 80 00      *
1D13 80 00      *
1D14 80 00      *
1D15 80 00      *
1D16 80 00      *
1D17 80 00      *
1D18 80 00      *
1D19 80 00      *
1D1A 80 00      *
1D1B 80 00      *
1D1C 80 00      *
1D1D 80 00      *
1D1E 80 00      *
1D1F 80 00      *
1D20 80 00      *
1D21 80 00      *
1D22 80 00      *
1D23 80 00      *
1D24 80 00      *
1D25 80 00      *
1D26 80 00      *
1D27 80 00      *
1D28 80 00      *
1D29 80 00      *
1D2A 80 00      *
1D2B 80 00      *
1D2C 80 00      *
1D2D 80 00      *
1D2E 80 00      *
1D2F 80 00      *
1D30 80 00      *
1D31 80 00      *
1D32 80 00      *
1D33 80 00      *
1D34 80 00      *
1D35 80 00      *
1D36 80 00      *
1D37 80 00      *
1D38 80 00      *
1D39 80 00      *
1D3A 80 00      *
1D3B 80 00      *
1D3C 80 00      *
1D3D 80 00      *
1D3E 80 00      *
1D3F 80 00      *
1D40 80 00      *
1D41 80 00      *
1D42 80 00      *
1D43 80 00      *
1D44 80 00      *
1D45 80 00      *
1D46 80 00      *
1D47 80 00      *
1D48 80 00      *
1D49 80 00      *
1D4A 80 00      *
1D4B 80 00      *
1D4C 80 00      *
1D4D 80 00      *
1D4E 80 00      *
1D4F 80 00      *
1D50 80 00      *
1D51 80 00      *
1D52 80 00      *
1D53 80 00      *
1D54 80 00      *
1D55 80 00      *
1D56 80 00      *
1D57 80 00      *
1D58 80 00      *
1D59 80 00      *
1D5A 80 00      *
1D5B 80 00      *
1D5C 80 00      *
1D5D 80 00      *
1D5E 80 00      *
1D5F 80 00      *
1D60 80 00      *
1D61 80 00      *
1D62 80 00      *
1D63 80 00      *
1D64 80 00      *
1D65 80 00      *
1D66 80 00      *
1D67 80 00      *
1D68 80 00      *
1D69 80 00      *
1D6A 80 00      *
1D6B 80 00      *
1D6C 80 00      *
1D6D 80 00      *
1D6E 80 00      *
1D6F 80 00      *
1D70 80 00      *
1D71 80 00      *
1D72 80 00      *
1D73 80 00      *
1D74 80 00      *
1D75 80 00      *
1D76 80 00      *
1D77 80 00      *
1D78 80 00      *
1D79 80 00      *
1D7A 80 00      *
1D7B 80 00      *
1D7C 80 00      *
1D7D 80 00      *
1D7E 80 00      *
1D7F 80 00      *
1D80 80 00      *
1D81 80 00      *
1D82 80 00      *
1D83 80 00      *
1D84 80 00      *
1D85 80 00      *
1D86 80 00      *
1D87 80 00      *
1D88 80 00      *
1D89 80 00      *
1D8A 80 00      *
1D8B 80 00      *
1D8C 80 00      *
1D8D 80 00      *
1D8E 80 00      *
1D8F 80 00      *
1D90 80 00      *
1D91 80 00      *
1D92 80 00      *
1D93 80 00      *
1D94 80 00      *
1D95 80 00      *
1D96 80 00      *
1D97 80 00      *
1D98 80 00      *
1D99 80 00      *
1D00 80 00      *
1D01 80 00      *
1D02 80 00      *
1D03 80 00      *
1D04 80 00      *
1D05 80 00      *
1D06 80 00      *
1D07 80 00      *
1D08 80 00      *
1D09 80 00      *
1D0A 80 00      *
1D0B 80 00      *
1D0C 80 00      *
1D0D 80 00      *
1D0E 80 00      *
1D0F 80 00      *
1D10 80 00      *
1D11 80 00      *
1D12 80 00      *
1D13 80 00      *
1D14 80 00      *
1D15 80 00      *
1D16 80 00      *
1D17 80 00      *
1D18 80 00      *
1D19 80 00      *
1D1A 80 00      *
1D1B 80 00      *
1D1C 80 00      *
1D1D 80 00      *
1D1E 80 00      *
1D1F 80 00      *
1D20 80 00      *
1D21 80 00      *
1D22 80 00      *
1D23 80 00      *
1D24 80 00      *
1D25 80 00      *
1D26 80 00      *
1D27 80 00      *
1D28 80 00      *
1D29 80 00      *
1D2A 80 00      *
1D2B 80 00      *
1D2C 80 00      *
1D2D 80 00      *
1D2E 80 00      *
1D2F 80 00      *
1D30 80 00      *
1D31 80 00      *
1D32 80 00      *
1D33 80 00      *
1D34 80 00      *
1D35 80 00      *
1D36 80 00      *
1D37 80 00      *
1D38 80 00      *
1D39 80 00      *
1D3A 80 00      *
1D3B 80 00      *
1D3C 80 00      *
1D3D 80 00      *
1D3E 80 00      *
1D3F 80 00      *
1D40 80 00      *
1D41 80 00      *
1D42 80 00      *
1D43 80 00      *
1D44 80 00      *
1D45 80 00      *
1D46 80 00      *
1D47 80 00      *
1D48 80 00      *
1D49 80 00      *
1D4A 80 00      *
1D4B 80 00      *
1D4C 80 00      *
1D4D 80 00      *
1D4E 80 00      *
1D4F 80 00      *
1D50 80 00      *
1D51 80 00      *
1D52 80 00      *
1D53 80 00      *
1D54 80 00      *
1D55 80 00      *
1D56 80 00      *
1D57 80 00      *
1D58 80 00      *
1D59 80 00      *
1D5A 80 00      *
1D5B 80 00      *
1D5C 80 00      *
1D5D 80 00      *
1D5E 80 00      *
1D5F 80 00      *
1D60 80 00      *
1D61 80 00      *
1D62 80 00      *
1D63 80 00      *
1D64 80 00      *
1D65 80 00      *
1D66 80 00      *
1D67 80 00      *
1D68 80 00      *
1D69 80 00      *
1D6A 80 00      *
1D6B 80 00      *
1D6C 80 00      *
1D6D 80 00      *
1D6E 80 00      *
1D6F 80 00      *
1D70 80 00      *
1D71 80 00      *
1D72 80 00      *
1D73 80 00      *
1D74 80 00      *
1D75 80 00      *
1D76 80 00      *
1D77 80 00      *
1D78 80 00      *
1D79 80 00      *
1D7A 80 00      *
1D7B 80 00      *
1D7C 80 00      *
1D7D 80 00      *
1D7E 80 00      *
1D7F 80 00      *
1D80 80 00      *
1D81 80 00      *
1D82 80 00      *
1D83 80 00      *
1D84 80 00      *
1D85 80 00      *
1D86 80 00      *
1D87 80 00      *
1D88 80 00      *
1D89 80 00      *
1D8A 80 00      *
1D8B 80 00      *
1D8C 80 00      *
1D8D 80 00      *
1D8E 80 00      *
1D8F 80 00      *
1D90 80 00      *
1D91 80 00      *
1D92 80 00      *
1D93 80 00      *
1D94 80 00      *
1D95 80 00      *
1D96 80 00      *
1D97 80 00      *
1D98 80 00      *
1D99 80 00      *
1D00 80 00      *
1D01 80 00      *
1D02 80 00      *
1D03 80 00      *
1D04 80 00      *
1D05 80 00      *
1D06 80 00      *
1D07 80 00      *
1D08 80 00      *
1D09 80 00      *
1D0A 80 00      *
1D0B 80 00      *
1D0C 80 00      *
1D0D 80 00      *
1D0E 80 00      *
1D0F 80 00      *
1D10 80 00      *
1D11 80 00      *
1D12 80 00      *
1D13 80 00      *
1D14 80 00      *
1D15 80 00      *
1D16 80 00      *
1D17 80 00      *
1D18 80 00      *
1D19 80 00      *
1D1A 80 00      *
1D1B 80 00      *
1D1C 80 00      *
1D1D 80 00      *
1D1E 80 00      *
1D1F 80 00      *
1D20 80 00      *
1D21 80 00      *
1D22 80 00      *
1D23 80 00      *
1D24 80 00      *
1D25 80 00      *
1D26 80 00      *
1D27 80 00      *
1D28 80 00      *
1D29 80 00      *
1D2A 80 00      *
1D2B 80 00      *
1D2C 80 00      *
1D2D 80 00      *
1D2E 80 00      *
1D2F 80 00      *
1D30 80 00      *
1D31 80 00      *
1D32 80 00      *
1D33 80 00      *
1D34 80 00      *
1D35 80 00      *
1D36 80 00      *
1D37 80 00      *
1D38 80 00      *
1D39 80 00      *
1D3A 80 00      *
1D3B 80 00      *
1D3C 80 00      *
1D3D 80 00      *
1D3E 80 00      *
1D3F 80 00      *
1D40 80 00      *
1D41 80 00      *
1D42 80 00      *
1D43 80 00      *
1D44 80 00      *
1D45 80 00      *
1D46 80 00      *
1D47 80 00      *
1D48 80 00      *
1D49 80 00      *
1D4A 80 00      *
1D4B 80 00      *
1D4C 80 00      *
1D4D 80 00      *
1D4E 80 00      *
1D4F 80 00      *
1D50 80 00      *
1D51 80
```

```

IE96 10 F9      BPL LTHP
IE98 A2 03      JSR FSUB C2*Z*Z-B2/(Z*Z+A2)
IE99 20 4A IF    LDX #3 4 BYTE TRANSFER
IE9D 80 E8 1E    LDD LDA D,X
IEAD 95 04      STA X2,X LOAD EXP/MANT2 WITH D
IEA2 CA         DEX
IEA3 10 F8      BPL LDD
IEA5 20 50 IF    JSR FADD D+C2*Z*Z-B2/(Z*Z+A2)
IEA8 20 1C IF    JSR SWAP MOVE EXP/MANTI TO EXP/MANT2
IEAB A2 03      LDX #3 4 BYTE TRANSFER
IEAD 95 10      LFA LDA Z,X
IEAF 95 08      STA XI,X LOAD EXP/MANTI WITH Z
IEB1 CA         DEX
IEB2 10 F9      BPL LFA -Z+D+C2*Z*Z-B2/(Z*Z+A2)
IEB4 20 4A IF    JSR FSUB LDX #3 4 BYTE TRANSFER
IEB7 A2 03      LDA Z,X
IEB9 95 10      STA X2,X LOAD EXP/MANT2 WITH Z
IEBD CA         DEX
IEBF 18 F9      BPL LF3 Z/(****)
IEC0 20 90 IF    JSR FDIV Z/(****)
IEC3 A2 03      LDX #3 4 BYTE TRANSFER
IEC5 BD E5 1D    LD12 LDA MHLF,X
IECB CA         DEX
IECD 20 50 IF    SEC ADD INT TO EXPONENT WITH CARRY SET
IED0 38          LDA INT TO MULTIPLY BY
IED1 A5 1C      ADC XI 2**((INT+1))
IED3 65 08      STA XI RETURN RESULT TO EXPONENT
IED5 65 08      RTS RETURN ANS+.5+Z/-1-Z+D+C2*Z*Z-B2/(Z+
IEDE 80 55      L2E DCM 1.442695849 LOG BASE 2 OF E
IEDC 86 57      A2 DCM 87.417497202
IEE0 89 4D      B2 DCM 617.9722695
IEE4 78 46      C2 DCM .03465735903
IEEB 83 4F      D DCM 9.9545957821
*             *
*             * BASIC FLOATING POINT ROUTINES
*             *
IF00 10          ORG $1F00 START OF BASIC FLOATING POINT ROUTINES
IF01 A2 02      ADD CLC CLEAR CARRY
IF03 85 09      ADDI LDA M1,X INDEX FOR 3-BYTE ADD
IF05 75 05      ADC M2,X ADD A BYTE OF MANT2 TO MANT1
IF07 95 09      STA M1,X
IF09 CA         DEX ADVANCE INDEX TO NEXT MORE SIGNIF.BYTE
IF0H 10 F7      BPL ADDI LOOP UNTIL DONE
IF10 60          RTS RETURN
IF0D 06 03      M01 ASL SIGN CLEAR LSB OF SIGN
IF0F 20 12 IF    JSR ABSLWP ABS VAL OF MANTI. THEN SWAP MANT2
IF12 24 09      ABSLWP BIT MI ABSLWP BIT MI
IF14 10 05      BPL ABSLWP NO.SWAP WITH MANT2 AND RETURN
IF16 20 8F IF    JSR FC0MPL YES, COMPLEMENT IT.
IF19 E6 03      INC SIGN. COMPLEMENTING LSB
IF1B 38          ABSLWP SEC SET CARRY FOR RETURN TO MUL/DIV
*             *
*             * SWAP EXP/MANTI WITH EXP/MANT2
*             *
IF1C A2 04      SWAP LDX #$04 INDEX FOR 4-BYTE SWAP
IF1E 94 08      SWAP1 STA E-1,X
IF20 B5 07      LDA XI-1,X SWAP A BYTE OF EXP/MANTI WITH
IF22 B4 03      LDY X2-1,X EXP/MANT2 AND LEAVEA COPY OF
IF24 94 07      STY XI-1,X MANTI IN E(3BYTES). E+3 USED.
IF26 95 03      STA X2-1,X
IF28 CA         DEX ADVANCE INDEX TO NEXT BYTE
IF29 D0 F3      BNE SWAP1 LOOP UNTIL DONE.
IF2B 60          RTS
*             *
*             * CONVERT 16 BIT INTEGER IN M1(HIGH) AND M1+1(LOW) TO
*             * RESULT IN EXP/MANTI. EXP/MANT2 UNFFECTED F.P.
*             *
IF2C A9 BE      FLOAT LDA #$BE SET EXPN TO 14 DEC
IF2E 85 08      STA XI
IF30 A9 00      LDA #0 CLEAR LOW ORDER BYTE
IF32 85 08      STA M1+2
IF34 F0 08      BEO NORM NORMALIZE RESULT
IF36 C6 08      NORM1 DEC XI DECREMENT EXP1
IF38 06 08      ASL M1+2
IF3A 26 0A      ROL M1+1 SHIFT MANTI (3 BYTES) LEFT
IF3C 26 09      ROL M1
IF3E A5 09      NORM LDA M1 HIGH ORDER MANTI BYTE
IF40 0A         ASL A UPPER TWO BITS UNEQUAL?
IF41 45 09      EOR M1
IF43 30 04      BMI RTS1 YES, RETURN WITH MANTI NORMALIZED
IF45 A5 08      LDA XI EXP1 ZERO?
IF47 D0 ED      BNE NORM1 NO, CONTINUE NORMALIZING
IF49 60          RTS1 RTS RETURN
*             *
*             * EXP/MANT2-EXP/MANTI RESULT IN EXP/MANTI
*             *
IF4A 20 8F IF    FSUB JSR FC0MPL COMPL MANTI CLEARS CARRY UNLESS ZERO
IF4D 20 5D IF    SUPALG JSR ALGNSU RIGHT SHIFT MANTI OR SWAP WITH
*             * MANTI ON CARRY
*             * ADD EXP/MANTI AND EXP/MANT2 RESULT IN EXP/MANTI
*             *
IF50 A5 04      FADD LDA X2 COMPARE EXP1 WITH EXP2
IF52 C5 08      CMP XI IF UNEQUAL, SWAP ADDENDS OR ALIGN MANTISSAS
IF54 D0 F7      BNE SUPALG JSR ADD ADD ALIGNED MANTISSAS
IF56 20 00 IF    IF59 50 E3 ADDEND BVC NORM NO OVERFLOW, NORMALIZE RESULTS
IF58 70 05      BVS RTLOG DV: SHIFT MANTI RIGHT. NOTE CARRY IS CORRECT SIGN
IF5A 90 BD      BNE ALGNSU RTAR LDA M1 SWAP IF CARRY CLEAR, ELSE SHIFT RIGHT ARITH.
IF5F A5 09      RTLOG INC XI INCR EXP1 TO COMPENSATE FOR RT SHIFT
IF61 0A         BEO OVFL EXP1 OUT OF RANGE
IF62 E6 08      IF64 F0 7E RTLOG1 LDX #$FA INDEX FOR 6 BYTE RIGHT SHIFT
IF66 A2 F2      IF68 A9 80 ROR1 LDA #$00
IF6A B0 01      BCS R0R2 RTLOG2 LSR E+3,X SIMULATE ROR E+3,X
IF6C 0A         ROR2 LSR E+3,X
IF6D 56 0F      IF6F 15 0F STA E+3,X
IF71 95 0F      IF73 EB INX NEXT BYTE OF SHIFT
IF74 D0 F2      BNE R0R1 LOOP UNTIL DONE
IF76 60          RTS RETURN
*             *
*             * EXP/MANTI X EXP/MANT2 RESULT IN EXP/MANTI
*             *
IF77 20 00 IF    FMUL JSR MD1 ABS. VAL OF THE MANTI. MANT2
IF7A 65 08      ADC XI ADD EXP1 TO EXP2 FOR PRODUCT EXPONENT
IF7C 20 CD 1F    JSR MD2 CHECK PRODUCT EXP AND PREPARE FOR MUL
IF7F 18          CLC CLEAR CARRY
*             *
IF80 20 66 IF    MUL1 JSR RTLOG1 MANTI AND E RIGHT.(PRODUCT AND MPLIER)
IF83 90 03      BCC MUL2 IF CARRY CLEAR, SKIP PARTIAL PRODUCT
IF85 20 00 IF    JSR ADD ADD MULTIPLICAND TO PRODUCT
IF88 80          DEY NEXT MUL ITERATION
IF89 10 F5      BPL MUL1 LOOP UNTIL DONE
IF8B 46 03      MDEND LSR SIGH TEST SIGN (EVEN/ODD)
IF8D 90 AF      NORMX BCC NORM IF EXEN, NORMALIZE PRODUCT. ELSE COMPLEMENT
IF8F 3B          FC0MPL SEC SET CARRY FOR SUBTRACT
IF90 A2 03      LDX #$03 INDEX FOR 3-BYTE SUBTRACTION
IF92 A9 00      COMPL1 LDA #$00 CLEAR A
IF94 F5 08      SBC XI,X SUBTRACT BYTE OF EXP1
IF96 95 00      STA XI,X RESTORE IT
IF98 CA         DEX NEXT MORE SIGNIFICANT BYTE
IF99 D0 F7      BNE COMPL1 LOOP UNTIL DONE
IF9B F8 BC      BEQ ADDEND NORMALIZE (OR SHIFT RIGHT IF OVERFLOW)
*             *
*             * EXP/MANT2 / EXP/MANTI RESULT IN EXP/MANTI
*             *
IF9D 20 00 IF    FDIV JSR MD1 TAKE ABS VAL OF MANTI. MANT2
IF9E 65 08      SBC XI SUBTRACT EXP1 FROM EXP2
IF9F 20 CD 1F    JSR MD2 SAVE AS QUOTIENT EXP
IFAC 38          DIV1 SEC SET CARRY FOR SUBTRACT
IFAE A2 02      LDX #$02 INDEX FOR 3-BYTE INSTRUCTION
IFB0 85 05      DIV2 LDA M2,X
IFB2 95 00      SBC E,X SUBTRACT A BYTE OF E FROM MANT2
IFB4 48          PHA SAVE ON STACK
IFB6 CA         DEX NEXT MORE SIGNIF BYTE
IFB8 10 F8      BPL DIV2 LOOP UNTIL DONE
IFB9 A2 FD      LDX #$FD INDEX FOR 3-BYTE CONDITIONAL MOVE
IFC0 86 07      DIV3 PLA PULL A BYTE OF DIFFERENCE OFF STACK
IFC2 26 05      BCC DIV4 IF MANT2<E THEN DONT RESTORE MANT2
IFC4 26 05      STA M2+3,X
IFC6 80 1C      DIV4 INX NEXT LESS SIGNIF BYTE
IFC8 88          BNE DIV3 LOOP UNTIL DONE
IFCA 99 00      ROL M1+2 ROL QUOTIENT LEFT. CARRY INTO LSB
IFCC 26 0A      ROL M1+1
IFCE 26 09      ROL M1
IFCF 86 07      ASL M2+2
IFC2 26 05      ROL M2+1 SHIFT DIVIDEND LEFT
*             *
*             * OVERFLOW IS DUE TO UNNORMALIZED DIVISOR
*             * NEXT DIVIDE ITERATION
*             * LOOP UNTIL DONE 23 ITERATIONS
*             * NORMALIZE QUOTIENT AND CORRECT SIGN
*             *
IFD1 86 09      RD2 STH M1+2 CLR MANTI (3 BYTES) FOR MUL/DIV
IFD3 80 00      IFD5 30 04 BCS OVCHK IF EXP CALC SET CARRY, CHECK FOR OVFL
IFD7 68          PLA IF NEG NO UNDERFLOW
IFDB 68          PLA POP ONE
IFDF A0 17      LDY #$17 RETURN LEVEL
IFE1 60          RDS CLEAR XI AND RETURN
IFE2 10 F7      OVKHK BPL MD3 COMPLEMENT SIGN BIT OF EXP
IFE4 00          OVFL BRK STORE IT
*             *
*             * COUNT FOR 24 MUL OR 23 DIV ITERATIONS
*             * RETURN
*             * IF POS EXP THEN NO OVERFLOW
*             *
IFE5 20 5F IF    FIX JSR RTAR SHIFT MANTI RT AND INCREMENT EXPNT
IFE8 A5 00      FIX1 LDA XI CHECK EXPONENT
IFEA C9 0E      CMP #$0E IS EXPONENT 14?
IFEC D0 F7      BNE FIX-3 NO SHIFT
IFE1 60          RTRN RETURN
*             *
*             * CONVERT EXP/MANTI TO INTEGER IN M1 (HIGH) AND M1+1(LOW)
*             * EXP/MANT2 UNFFECTED
*             *
IFE5 20 5F IF    JSR RTAR SHIFT MANTI RT AND INCREMENT EXPNT
IFE8 A5 00      FIX1 LDA XI CHECK EXPONENT
IFEA C9 0E      CMP #$0E IS EXPONENT 14?
IFEC D0 F7      BNE FIX-3 NO SHIFT
IFE1 60          RTRN RETURN
*             *
*             * END

```